
N-Channel JFET Switch



J111 - J113 / SST111 - SST113

FEATURES

- Low Cost
- Automated Insertion Package
- Low Insertion Loss
- No Offset or Error Voltage Generated By Closed Switch
 - Purely Resistive
 - High Isolation Resistance From Driver
- Fast Switching
- Short Sample and Hold Aperture Time



APPLICATIONS

- Analog Switches
- Choppers
- Commutators

ABSOLUTE MAXIMUM RATINGS

 $(T_A = 25^{\circ}C \text{ unless otherwise specified})$

Gate-Drain or Gate-Source Voltage	35V
Gate Current	50mA
Storage Temperature Range	-55° C to $+150^{\circ}$ C
Operating Temperature Range	-55° C to $+135^{\circ}$ C
Lead Temperature (Soldering, 10sec)	+300°C
Power Dissipation	
Derate above 25°C	3.3mW/°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION

Part	Package	Temperature Range
J111-113 SST111-113	Plastic TO-92 Plastic SOT-23	-55°C to +135°C -55°C to +135°C
For Sorted C	Chips in Carriers see 2N	N4391 series.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

SYMBOL	PARAMETER	111		112		113		UNITS	TEST CONDITIONS				
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
I _{GSSR}	Gate Reverse Current (Note 1)			-1			-1			-1	nA	V _{DS} = 0V, V _{GS} = -15V	
V _{GS(off)}	Gate Source Cutoff Voltage	-3		-10	-1		-5	-0.5		-3	V	$V_{DS} = 5V$, $I_D = 1\mu A$	
BVGSS	Gate Source Breakdown Voltage	-35			-35			-35			V	$V_{DS} = 0V$, $I_G = -1\mu A$	
IDSS	Drain Saturation Current (Note 2)	20			5			2			mA	V _{DS} = 15V, V _{GS} = 0V	
I _{D(off)}	Drain Cutoff Current (Note 1)			1			1			1	nA	$V_{DS} = 5V, V_{GS} = -10V$	
r _{DS(on)}	Drain Source ON Resistance			30			50			100	Ω	V _{DS} = 0.1V, V _{GS} = 0V	
Cdg(off)	Drain Gate OFF Capacitance			5			5			5	pF	$V_{DS} = 0$,	f = 1MHz
C _{sg(off)}	Source Gate OFF Capacitance			5			5			5		V _{GS} = -10V (Note 3) f =	
C _{dg(on)} + C _{sg(on)}	Drain Gate Plus Source Gate ON Capacitance			28			28			28		$V_{DS} = V_{GS} = 0$ (Note 3)	
t _{d(on)}	Turn On Delay Time		7			7			7			Switching Time Test Conditions (Note 3)	
t _r	Rise Time		6			6			6				
td(off)	Turn Off Delay Time		20			20		,	20		ns		
t _f	Fall Time		15			15			15			$V_{GS(off)}$ -12V -7V -5V R_L 0.8k Ω 1.6k Ω 3.2k Ω	

NOTES: 1. Approximately doubles for every 10°C increase in T_A.

- 2. Pulse test duration 300µs; duty cycle ≤3%.
- 3. For design reference only, not 100% tested.