
N-Channel Enhancement Mode MOSFET Switch



3N170/3N171

FEATURES

- Low Switching Voltages
- Fast Switching Times
- Low Drain-Source Resistance
- Low Reverse Transfer Capacitance



HANDLING PRECAUTIONS

MOS field-effect transistors have extremely high input resistance and can be damaged by the accumulation of excess static charge. To avoid possible damage to the device while wiring, testing, or in actual operation, follow the procedures outlined below.

- To avoid the build-up of static charge, the leads of the devices should remain shorted together with a metal ring except when being tested or used.
- Avoid unnecessary handling. Pick up devices by the case instead of the leads.
- Do not insert or remove devices from circuits with the power on as transient voltages may cause permanent damage to the devices.

ABSOLUTE MAXIMUM RATINGS

(T_A = 25°C unless otherwise specified)

Drain-Gate Voltage
Drain-Source Voltage
Gate-Source Voltage
Drain Current
Storage Temperature Range65°C to +200°C
Operating Temperature Range55°C to +150°C
Lead Temperature (Soldering, 10sec) +300°C
Power Dissipation
Derate above 25°C 2 4mW/°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION

Part	Package	Temperature Range		
3N170-71	Hermetic TO-72	-55°C to +150°C		
X3N170-71	Sorted Chips in Carriers	-55°C to +150°C		



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified) Substrate connected to source.

SYMBOL	PARAMETER		MIN	MAX	UNITS	TEST CONDITIONS	
BV _{DSS}	Drain-Source Breakdown Voltage		25		V	$I_D = 10 \mu A, V_{GS} = 0$	
Igss	Gate Leakage Current			±10	pA	$V_{GS} = \pm 35V, V_{DS} = 0$	
1655				100		$V_{GS} = 35V, V_{DS} = 0, T_A = 125^{\circ}C$	
I _{DSS}	Zero-Gate-Voltage Drain Current			10	nA	V _{DS} = 10V, V _{GS} = 0	
יטסס				1.0	μΑ		$T_A = 125^{\circ}C$
V _{GS(th)}	Gate-Source Threshold Voltage	3N170	1.0	2.0	V	V _{DS} = 10V, I _D = 10μA	
		3N171	1.5	3.0			
I _{D(on)}	"ON" Drain Current		10		mA	V _{GS} = 10V, V _{DS} = 10V	
V _{DS(on)}	Drain-Source "ON" Voltage			2.0	V	I _D = 10mA, V _{GS} = 10V	
r _{ds(on)}	Drain-Source ON Resistance			200	Ω	V _{GS} = 10V, I _D = 0, f = 1kHz	
Yfs	Forward Transfer Admittance		1000		μS	$V_{DS} = 10V, I_D = 2.0 \text{mA}, f = 1 \text{kHz}$	
Crss	Reverse Transfer Capacitance (Note 1)			1.3		V _{DS} = 0, V _{GS} = 0, f = 1MHz	
C _{iss}	Input Capacitance (Note 1)			5.0	pF	V _{DS} = 10V, V _{GS} = 0, f = 1MHz	
C _{d(sub)}	Drain-Substrate Capacitance (Note 1)			5.0		$V_{D(SUB)} = 10V, f = 1MHz$	
t _{d(on)}	Turn-On Delay Time (Note 1)			3.0		$\begin{array}{c} \text{VDD} = 10 \text{V, } I_{D(on)} = 10 \text{mA,} \\ \text{V}_{GS(on)} = 10 \text{V, } \text{V}_{GS(off)} = 0, \\ \text{R}_{G} = 50 \Omega \end{array}$	
t _r	Rise Time (Note 1)			10	ns		
t _{d(off)}	Turn-Off Delay Time (Note 1)			3.0			
t _f	Fall Time (Note 1)			15			

NOTE 1: For design reference only, not 100% tested.