

FEATURES

- High Frequency Operation
- Wide Dynamic Range
- Low Capacitance

APPLICATIONS

- Communications
- RF Mixers



DESCRIPTION

The SD8901 is a ring demodulator/balanced mixer. Designed to utilize Calogic's ultra high speed and low capacitance lateral DMOS process. The SD8901 offers significant performance improvements over JFET and diode balanced mixers when low third order harmonic distortion has been a problem.


PACKAGE INFORMATION

Part	Package	Temperature Range
SD8901HD	Hermetic TO-78	-55°C to 125°C
SD8901CY	Plastic Surface Mount	-55°C to 125°C
XSD8901	Sorted Chips in Carriers	-55°C to 125°C

PIN CONFIGURATIONS




- 1 IF₁
- 2 RF₁
- 3 RF₂
- 4 CASE
- 5 LO₁
- 6 LO₂
- 7 IF₂



BOTTOM VIEW

CD4

Functional block diagram



ABSOLUTE MAXIMUM RATINGS ($T_A = +25^{\circ}\text{C}$ unless otherwise noted)

V_{DS} Drain to Source	15 V	I_D Drain Current	50 mA
V_{DB} Drain to Substrate	22.5 V	Operating Temperature	-55 to 125°C
V_{SB} Source to Substrate	22.5 V	Storage Temperature	-65 to 150°C
V_{GS} Gate to Source	-22.5 V to 30 V	Power Dissipation (A Package)*	640 mW
V_{GB} Gate to Substrate	-0.3V to 30 V	* Derate 5 mW/ $^{\circ}\text{C}$ above 25°C	
V_{GD} Gate to Drain	-22.5V to 30 V		

ELECTRICAL CHARACTERISTICS ($T_A = +25^{\circ}\text{C}$ unless otherwise noted)

SYMBOL	CHARACTERISTICS	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
STATIC							
$V_{(BR)DS}$	Drain-Source Breakdown Voltage	15	25		V	$V_{GS} = V_{SB} = -5\text{ V}$ $I_S = 10\text{ nA}$	
$V_{(BR)SD}$	Source-Drain Breakdown Voltage	15				$V_{GD} = V_{DB} = -5\text{ V}$ $I_D = 10\text{ nA}$	
$V_{(BR)DB}$	Drain-Substrate Breakdown Voltage	22.5				Source Open $V_{GB} = 0\text{ V}, I_D = 10\text{ nA}$	
$V_{(BR)SB}$	Source-Substrate Breakdown Voltage	22.5				Drain Open $V_{GB} = 0\text{ V}, I_D = 10\text{ nA}$	
V_T	Threshold Voltage	0.1	1	2.0		$V_{DS} = V_{GS} = V_T$ $I_S = 1\text{ }\mu\text{A}, V_{SB} = 0\text{ V}$	
$r_{DS(ON)}$	Drain-Source "ON" Resistance		50	75	Ω	$I_D = 1\text{ mA}$ $V_{SB} = 0\text{ V}$	$V_{GS} = 5\text{ V}$
			30	$V_{GS} = 10\text{ V}$			
			23	$V_{GS} = 15\text{ V}$			
			19	$V_{GS} = 20\text{ V}$			
$\Delta r_{DS(ON)}$	Resistance Matching		3	7			
DYNAMIC							
C_{gg}	$LO_1 - LO_2$ Capacitance		4.4		pF	$V_{DS} = 0\text{ V}, V_{BS} = -5.5\text{ V}$ $V_{GS} = 4\text{ V}$	
L_c	Conversion Loss		8		dB	See Figure 1, PLO = +17 dBm	
IMD ₃	Third Order Intercept		+35				
f_{MAX}	Maximum Operation Frequency		250		MHz		

Note: Guaranteed by design, not subject to production test

PERFORMANCE COMPARISON




FIGURE 1.




FIGURE 2. First and third Quadrant I-E Characteristic Showing Effect of Gate Voltage Leading to Large-Signal Overload Distortion.

